Skip to content

GitLab

Projects Groups Snippets

/

Help
Sign in

C CAD4SoC - Verilog Lab
Project information
- Project information
- Activity
- Labels
- Members
Repository
- Repository
- Files
- Commits
- Branches
- Tags
- Contributors
- Graph
- Compare
- Locked Files
Issues 0
- Issues 0
- List
- Boards
- Service Desk
- Milestones
- Iterations
- Requirements
Merge requests 0
- Merge requests 0
CI/CD
- CI/CD
- Pipelines
- Jobs
- Schedules
- Test Cases
Deployments
- Deployments
- Environments
- Releases
Packages and registries
- Packages and registries
- Package Registry
- Container Registry
- Infrastructure Registry
Monitor
- Monitor
- Metrics
- Incidents
Analytics
- Analytics
- Value stream
- CI/CD
- Code review
- Insights
- Issue
- Repository
Wiki
- Wiki
Snippets
- Snippets
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards

Collapse sidebar

IES Public
CAD4SoC - Verilog Lab

C

CAD4SoC - Verilog Lab

Project ID: 60538

5 Commits
1 Branch
0 Tags
236 KB Project Storage

Download source code

zip tar.gz tar.bz2 tar

Clone with SSH
Clone with HTTPS
Open in your IDE
Visual Studio Code (SSH)

Visual Studio Code (HTTPS)

IntelliJ IDEA (SSH)

IntelliJ IDEA (HTTPS)

Copy SSH clone URLgit@git.rwth-aachen.de:ies-public/cad4soc_verilog.git
Copy HTTPS clone URLhttps://git.rwth-aachen.de/ies-public/cad4soc_verilog.git