Skip to content
Snippets Groups Projects
Select Git revision
  • 1a8b90a63d45ce4e1d8c71034cd91fc91c215b59
  • master default protected
  • fgh-updated-cw
  • cuda-solver-fix
  • fix-rocky-dockerfile
  • fgh-ba-mielchen
  • fgh-updated-base
  • i-nergy-ASM
  • emt-syngen-trstab
  • mnasolver-plugins
  • vs-signal-gen-follow-up-rebase6
  • fgh_cw_csv_sourcereader
  • sg-controllers
  • slew-scenarios-all-updated-villas
  • 4OrderSG-iter
  • SynGenModels
  • syngen-vbr-nicslu
  • slew-scenarios-all
  • slew-scenario-2
  • gh-actions
  • villas-interface
  • v1.0.0
  • v0.1.6
  • v0.1.5
  • v0.1.3
  • v0.1.1
  • v0.1.0
27 results

DPsimMain.cpp

Blame
  • Code owners
    Assign users and groups as approvers for specific file changes. Learn more.
    DPsimMain.cpp 964 B
    #include <iostream>
    #include <string>
    #include "NetlistSim.h"
    #include "Examples/SynchronGenUnitTest.h"
    #include "Examples/SimpleCircuitTest.h"
    #include "Examples/ReferenceCircuits.h"
    #include "Examples/VillasTest.h"
    #include <complex>
    
    using namespace DPsim;
    
    int main(int argc, char* argv[]) {
    
    
    
    	//villasExample();
    	villasDistributedExample(argc, argv);
    	//simulationExample1();
    	//simulationExample2();
    	//simulationExample3();
    	//simulationExampleIdealVS();
    	//simulationExampleIdealVS2();
    	//simulationExampleIdealVS3();
    	//simulationExampleRXLine3();
    	//simulationExampleRXLine();
    	//simulationExampleRXLine2();
    
    	//NetlistSim(argc, argv);
    	
    	//SynGenUnitTestBalancedResLoad();
    	//SynGenUnitTestPhaseToPhaseFault();
    	//SynGenUnitTestThreePhaseFault();	
    	//SynGenDPUnitTestBalancedResLoad();
    
    	//RXLineResLoad();
    	//VarFreqRXLineResLoad();
    	//RXLineResLoadEMT();
    	//VarFreqRXLineResLoadEMT();
    	
    	//runDpEmtVarFreqStudy();
    
    	//std::cin.get();
    	return 0;	
    }