Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in
Toggle navigation
Menu
Open sidebar
ACS
P
Public
VILLASframework
VILLASfpga
VILLASfpga
Issues
Open
6
Closed
32
All
38
New issue
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
Current
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
None
Any
{{title}}
None
Any
{{title}}
&{{id}}
Created date
Priority
Created date
Last updated
Milestone due date
Due date
Popularity
Label priority
Manual
Title
Weight
Blocking
Add support for Quad Port Aurora IP
#38
· created
Sep 08, 2020
by
Steffen Vogel
1
updated
Sep 08, 2020
GSOC project
#37
· created
Jan 10, 2020
by
Steffen Vogel
0
updated
Jan 10, 2020
Irregular reads from RTDS simulation into villas-fpga-pipe over GTFPGA
#35
· created
Aug 16, 2019
by
Hatim Kanchwala
2
updated
Aug 16, 2019
Make proper use of exceptions instead of using the logger
#23
· created
Apr 06, 2018
by
Steffen Vogel
1
updated
Apr 06, 2018
Make constructors of plugins private
#8
· created
Dec 13, 2017
by
Steffen Vogel
0
updated
Dec 13, 2017
Make location of DMA SG descriptors configurable
#1
· created
Nov 21, 2017
by
Steffen Vogel
2
updated
Nov 21, 2017
