Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in
Toggle navigation
VILLASfpga
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Locked Files
Issues
6
Issues
6
List
Boards
Labels
Service Desk
Milestones
Merge Requests
0
Merge Requests
0
Requirements
Requirements
List
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Security & Compliance
Security & Compliance
Dependency List
License Compliance
Operations
Operations
Metrics
Environments
Analytics
Analytics
CI / CD
Code Review
Insights
Issue
Repository
Value Stream
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
ACS
P
Public
VILLASframework
VILLASfpga
VILLASfpga
Issues
Open
6
Closed
32
All
38
New issue
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
None
Any
{{title}}
None
Any
{{title}}
&{{id}}
Created date
Priority
Created date
Last updated
Milestone due date
Due date
Popularity
Label priority
Manual
Weight
Add support for Quad Port Aurora IP
#38
· opened
Sep 08, 2020
by
Steffen Vogel
1
updated
Sep 08, 2020
GSOC project
#37
· opened
Jan 10, 2020
by
Steffen Vogel
0
updated
Jan 10, 2020
Irregular reads from RTDS simulation into villas-fpga-pipe over GTFPGA
#35
· opened
Aug 16, 2019
by
Hatim Kanchwala
2
updated
Aug 16, 2019
Make proper use of exceptions instead of using the logger
#23
· opened
Apr 06, 2018
by
Steffen Vogel
1
updated
Apr 06, 2018
Make constructors of plugins private
#8
· opened
Dec 13, 2017
by
Steffen Vogel
0
updated
Dec 13, 2017
Make location of DMA SG descriptors configurable
#1
· opened
Nov 21, 2017
by
Steffen Vogel
2
updated
Nov 21, 2017
