Skip to content
GitLab
Menu
Projects
Groups
Snippets
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in
Toggle navigation
Menu
Open sidebar
ACS
Public
VILLASframework
VILLASfpga
VILLASfpga
Commits
6d9e688c
Commit
6d9e688c
authored
Sep 15, 2018
by
Daniel Krebs
Browse files
rtds2gpu: expose status register
parent
17b0679b
Pipeline
#73443
failed with stages
in 3 minutes and 25 seconds
Changes
1
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
include/villas/fpga/ips/rtds2gpu.hpp
View file @
6d9e688c
...
...
@@ -43,6 +43,10 @@ public:
bool
doorbellIsValid
(
const
uint32_t
&
doorbellRegister
)
const
{
return
reinterpret_cast
<
const
reg_doorbell_t
&>
(
doorbellRegister
).
is_valid
;
}
const
axilite_reg_status_t
&
getStatusRegister
()
{
updateStatus
();
return
status
;
}
void
doorbellReset
(
uint32_t
&
doorbellRegister
)
const
{
doorbellRegister
=
0
;
}
...
...
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment