Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in
Toggle navigation
D
Data Processing
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Locked Files
Issues
2
Issues
2
List
Boards
Labels
Service Desk
Milestones
Iterations
Merge Requests
1
Merge Requests
1
Requirements
Requirements
List
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Test Cases
Security & Compliance
Security & Compliance
Dependency List
License Compliance
Operations
Operations
Incidents
Environments
Packages & Registries
Packages & Registries
Container Registry
Analytics
Analytics
CI / CD
Code Review
Insights
Issue
Repository
Value Stream
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
ACS
P
Public
VILLASframework
Data Processing
Commits
b14bbc44
Commit
b14bbc44
authored
Nov 15, 2018
by
Junjie Zhang
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
replace script for WSCC9BUS by script for CIGRE-MV
parent
5ed303bb
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
5 additions
and
4 deletions
+5
-4
examples/compareresults/compare_neplan_dpsim_CIGRE-MV-NoTap.py
...les/compareresults/compare_neplan_dpsim_CIGRE-MV-NoTap.py
+5
-4
No files found.
examples/compareresults/compare_neplan_dpsim_
WSCC9bus
.py
→
examples/compareresults/compare_neplan_dpsim_
CIGRE-MV-NoTap
.py
View file @
b14bbc44
...
...
@@ -3,7 +3,7 @@ from villas.dataprocessing.timeseries import *
import
villas.dataprocessing.validationtools
as
validationtools
# reference rtf data directory
file
=
r
"..\..\..\reference-results\Neplan\ReferenceGrids\
WSCC-09_RX
.rlf"
file
=
r
"..\..\..\reference-results\Neplan\ReferenceGrids\
CIGRE_MV_NoTap
.rlf"
# Read in NEPLAN data
...
...
@@ -15,9 +15,9 @@ print('************************ Test for read in all variable end **************
print
(
'
\n
'
)
# Read in CIM powerflow data
path
=
'..
\\
..
\\
..
\\
..
\\
dpsim_jzh_pfinteg
\\
dpsim
\\
build
\\
Dependencies
\\
fpotencia
\\
src
\\
test
\\
Logs
\\
'
logName
=
'
WSCC-09_
Neplan'
;
print
(
'************************ reading dpsim power flow data start ****************'
)
path
=
"D:
\\
HiWi_ACS
\\
dpsim_jzh_pfinteg
\\
dpsim
\\
build
\\
Dependencies
\\
fpotencia
\\
src
\\
test
\\
Logs
\\
"
logName
=
'
CIGRE-MV-NoTap-
Neplan'
;
dataType
=
'.csv'
;
logFilename
=
path
+
logName
+
dataType
;
ts_dpsim
=
read_timeseries_csv
(
logFilename
)
...
...
@@ -25,6 +25,7 @@ for ts,values in ts_dpsim.items():
ts_abs
=
values
.
abs
(
ts
+
'.Vpp'
)
ts_phase
=
values
.
phase
(
ts
+
'.Vangle'
)
print
(
ts_abs
.
name
+
': '
+
str
(
ts_abs
.
values
)
+
'
\n
'
+
ts_phase
.
name
+
' :'
+
str
(
ts_phase
.
values
))
print
(
'************************ reading dpsim power flow data end ****************'
)
# compare CIM-pf data with NEPLAN
net_name
=
'WSCC-9bus'
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment